

### **General Description**

The MAX5048A/MAX5048B are high-speed MOSFET drivers capable of sinking/sourcing 7.6A/1.3A peak currents. These devices take logic input signals and drive a large external MOSFET. The MAX5048A/MAX5048B have inverting and noninverting inputs that give the user greater flexibility in controlling the MOSFET. They feature two separate outputs working in complementary mode, offering flexibility in controlling both turn-on and turn-off switching speeds.


The MAX5048A/MAX5048B have internal logic circuitry. which prevents shoot-through during output state changes. The logic inputs are protected against voltage spikes up to +14V, regardless of V+ voltage. Propagation delay time is minimized and matched between the inverting and noninverting inputs. The MAX5048A/MAX5048B have very fast switching times combined with very short propagation delays (12ns typ), making them ideal for high-frequency circuits.

The MAX5048A/MAX5048B operate from a +4V to +12.6Vsingle power supply and typically consume 0.95mA of supply current. The MAX5048A has CMOS input logic levels, while the MAX5048B has standard TTL input logic levels. These devices are available in space-saving 6-pin SOT23 and TDFN packages.

### **Applications**

Power MOSFET Switching Switch-Mode Power Supplies DC-DC Converters Motor Control Power-Supply Modules

### Typical Operating Circuit




### **Features**

- ♦ Independent Source-and-Sink Outputs for **Controllable Rise and Fall Times**
- ♦ +4V to +12.6V Single Power Supply
- ♦ 7.6A/1.3A Peak Sink/Source Drive Current
- ♦ 0.23Ω Open-Drain n-Channel Sink Output
- ♦ 2Ω Open-Drain p-Channel Source Output
- ♦ 12ns (typ) Propagation Delay
- ♦ Matching Delay Time Between Inverting and **Noninverting Inputs**
- ♦ V<sub>CC</sub>/2 CMOS (MAX5048A)/TTL (MAX5048B) Logic Inputs
- ♦ 1.6V Input Hysteresis
- ♦ Up to +14V Logic Inputs (Regardless of V+ Voltage)
- **♦** Low Input Capacitance: 2.5pF (typ)
- ♦ -40°C to +125°C Operating Temperature Range
- ♦ 6-Pin SOT23 and TDFN Packages

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	LOGIC INPUT	-
MAX5048AAUT-T	-40°C to +125°C	6 SOT23-6	V <sub>CC</sub> /2 CMOS	ABEC
MAX5048BAUT-T	-40°C to +125°C	6 SOT23-6	TTL	ABED
MAX5048AATT-T	-40°C to +125°C	6 TDFN-6	V <sub>CC</sub> /2 CMOS	AKV
MAX5048BATT-T	-40°C to +125°C	6 TDFN-6	TTL	AKW

### **Pin Configurations**



NIXIN

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to GND	
V+0.3	3V to +13V
IN+, IN0.3	3V to +14V
N_OUT, P_OUT0.3V to (\)	V + + 0.3V
N_OUT Continuous Output Current (Note 1)	390mA
P_OUT Continuous Output Current (Note 1)	100mA
Continuous Power Dissipation* (T <sub>A</sub> = +70°C)	
6-Pin SOT23 (derate 9.1mW/°C above +70°C)	727mW

Junction to Case Thermal Resistance, θ <sub>JC</sub> (SOT23)75°0	C/W
6-Pin TDFN (derate 18.2mW/°C above +70°C)1454	mW
Junction to Case Thermal Resistance, θ <sub>JC</sub> (TDFN)8.5°0	C/W
Operating Temperature Range40°C to +12	5°C
Storage Temperature Range65°C to +15	0°C
Junction Temperature+15	0°C
Lead Temperature (soldering, 10s)+30	0°C

**Note 1:** Continuous output current is limited by the power dissipation of the package. \*As per JEDEC51 standard.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V+ = +12V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) \text{ (Note 2)}$ 

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
POWER SUPPLY	•						•
V+ Operating Range	V+			4.0		12.6	V
V+ Undervoltage Lockout	UVLO	V+ rising		3.25	3.6	4.00	V
V+ Undervoltage Lockout Hysteresis					400		mV
V+ Undervoltage Lockout to Output Delay Time		V+ rising			300		ns
V+ Supply Current	I+	IN+ = IN- = V+			0.95	1.5	mA
N-CHANNEL OUTPUT							
	R <sub>ON-N</sub>	V+ = +10V,	T <sub>A</sub> = +25°C		0.23	0.26	
Driver Output Resistance—		$I_{N-OUT} = -100mA$	$T_A = +125^{\circ}C$		0.38	0.43	
Pulling Down		V + = +4.5V, $I_{N-OUT} = -100mA$	T <sub>A</sub> = +25°C		0.24	0.28	Ω
			T <sub>A</sub> = +125°C		0.40	0.47	
Power-Off Pulldown Resistance		$V+ = 0$ or floating, $I_{N-OUT} = -10$ mA, $T_A = +25$ °C			3.3	10	Ω
Power-Off Pulldown Clamp Voltage		$V+ = 0$ or floating, $I_{N-OUT} = -10$ mA, $T_A = +25$ °C			0.85	1.0	V
Output Leakage Current	I <sub>LK-N</sub>	N_OUT = V+			6.85	20	μΑ
Peak Output Current (Sinking)	I <sub>PK-N</sub>	$C_L = 10,000pF$			7.6		А
P-CHANNEL OUTPUT							
	R <sub>ON-P</sub>	V+ = +10V, I <sub>P-OUT</sub> = 50mA	$T_A = +25^{\circ}C$		2.00	3.00	
Driver Output Resistance— Pulling Up			T <sub>A</sub> = +125°C		2.85	4.30	Ω
		V + = +4.5V,	$T_A = +25^{\circ}C$		2.20	3.30	52
		$I_{P-OUT} = 50 \text{mA}$ $T_A = +125 ^{\circ}\text{C}$			3.10	4.70	
Output Leakage Current	I <sub>LK-P</sub>	P_OUT = 0			0.001	10	μΑ
Peak Output Current (Sourcing)	I <sub>PK-P</sub>	$C_L = 10,000pF$			1.3		Α

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V+=+12V, T_A=-40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
LOGIC INPUT							
Lania di Inno di Maltana		MAX5048A	0.67 x \	0.67 x V+		V	
Logic 1 Input Voltage	VIH	MAX5048B	2.4	2.4			
Lagia O lagut Valtaga	V/··	MAX5048A		0	.33 x V+	V	
Logic 0 Input Voltage	VIL	MAX5048B			0.8	V	
Logio Input Hustorogio	V. p. 60	MAX5048A		1.6		V	
Logic Input Hysteresis	V <sub>H</sub> YS	MAX5048B		0.68			
Logic Input Current		$V_{IN} = V + \text{ or } 0$		0.001	10	μΑ	
Input Capacitance	C <sub>IN</sub>			2.5		рF	
SWITCHING CHARACTERISTICS	FOR V+ =	+10V					
		$C_L = 1000pF$		8			
Rise Time	t <sub>R</sub>	C <sub>L</sub> = 5000pF		45	ns		
		$C_L = 10,000pF$		82			
	tF	$C_L = 1000pF$		3.2	3.2		
Fall Time		$C_L = 5000pF$		7.5	ns		
		$C_L = 10,000pF$		12.5			
Turn-On Propagation Delay Time	t <sub>D-ON</sub>	Figure 1, C <sub>L</sub> = 1000pF (Note 3)	7	12	25	ns	
Turn-Off Propagation Delay Time	t <sub>D-OFF</sub>	Figure 1, C <sub>L</sub> = 1000pF (Note 3)	7	12	25	ns	
Break-Before-Make Time				2.5		ns	
SWITCHING CHARACTERISTICS	FOR V+ =	+4.5V					
		$C_L = 1000pF$		12			
Rise Time	t <sub>R</sub>	$C_L = 5000pF$		41 74		ns	
		$C_L = 10,000pF$					
		$C_L = 1000pF$		3.0		ns	
Fall Time	tF	$C_L = 5000pF$		7.0			
		$C_L = 10,000pF$	11.3				
Turn-On Propagation Delay Time	t <sub>D-ON</sub>	Figure 1, C <sub>L</sub> = 1000pF (Note 3)	8	14	27	ns	
Turn-Off Propagation Delay Time	t <sub>D-OFF</sub>	Figure 1, C <sub>L</sub> = 1000pF (Note 3)	8	14	27	ns	
Break-Before-Make Time				4.2		ns	

**Note 2:** All DC specifications are 100% tested at  $T_A = +25$ °C. Specifications over -40°C to +125°C are guaranteed by design.

**Note 3:** Guaranteed by design, not production tested.


### **Typical Operating Characteristics**


( $C_L = 1000 pF$ ,  $T_A = +25 °C$ , unless otherwise noted.)





### Typical Operating Characteristics (continued)


( $C_L = 1000 pF$ ,  $T_A = +25 °C$ , unless otherwise noted.)




















### **Pin Description**

PIN	NAME	FUNCTION	
1	V+	Power Supply. Bypass to GND with a 0.1µF ceramic capacitor.	
2	P_OUT	p-Channel Open-Drain Output. Sources current for MOSFET turn-on.	
3	N_OUT	n-Channel Open-Drain Output. Sinks current for MOSFET turn-off.	
4	GND	Ground	
5	IN-	Inverting Logic Input Terminal. Connect to GND when not used.	
6	IN+	Noninverting Logic Input Terminal. Connect to V+ when not used.	
_	EP	Exposed paddle. Connect to GND. Solder EP to the GND plane for improved thermal performance.	

### **Detailed Description**

### **Logic Inputs**

The MAX5048A/MAX5048Bs' logic inputs are protected against voltage spikes up to +14V, regardless of the V+ voltage. The low 2.5pF input capacitance of the inputs reduces loading and increases switching speed. These devices have two inputs that give the user greater flexibility in controlling the MOSFET. Table 1 shows all possible input combinations.

The difference between the MAX5048A and the MAX5048B is the input threshold voltage. The MAX5048A has V<sub>CC</sub>/2 CMOS logic-level thresholds, while the MAX5048B has TTL logic-level thresholds (see the *Electrical Characteristics*). For V+ above 5.5V, V<sub>IH</sub> (typ) = 0.5x(V+) + 0.8V and V<sub>IL</sub> (typ) = 0.5x(V+) - 0.8V. As V+ is reduced from 5.5V to 4V, V<sub>IH</sub> and V<sub>IL</sub> gradually approach V<sub>IH</sub> (typ) = 0.5x(V+) + 0.65V and V<sub>IL</sub> (typ) = 0.5x(V+) - 0.65V. Connect IN+ to V+ or IN- to GND when not used. Alternatively, the unused input can be used as an ON/OFF pin (see Table 1).

**Table 1. Truth Table** 

IN+	IN-	p-CHANNEL	n-CHANNEL
L	L	OFF	ON
L	Н	OFF	ON
Н	L	ON	OFF
Н	Н	OFF	ON

L = Logic lowH = Logic high

### **Undervoltage Lockout (UVLO)**

When V+ is below the UVLO threshold, the N-channel is ON and the P-channel is OFF, independent of the state of the inputs. The UVLO is typically 3.6V with 400mV typical hysteresis to avoid chattering.

### **Driver Outputs**

The MAX5048A/MAX5048B provide two separate outputs. One is an open-drain P-channel, the other an open-drain N-channel. They have distinct current sourcing/sinking capabilities to independently control the rise and fall times of the MOSFET gate. Add a resistor in series with P\_OUT/N\_OUT to slow the corresponding rise/fall time of the MOSFET gate.

### Applications Information

# Supply Bypassing, Device Grounding, and Placement

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the V+ pin can approach 1.3A, while at the GND pin the peak current can approach 7.6A. VCC drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the INinput is used and the input slew rate is low. The device driving the input should be referenced to the MAX5048A/MAX5048B GND pin especially when the INinput is used. Ground shifts due to insufficient device grounding may disturb other circuits sharing the same AC ground return path. Any series inductance in the V+, P\_OUT, N\_OUT and/or GND paths can cause oscillations due to the very high di/dt that results when the MAX5048A/MAX5048B are switched with any capacitive load. A 0.1µF or larger value ceramic capacitor is recommended bypassing V+ to GND and placed as close to the pins as possible. When driving very large loads (e.g., 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the MAX5048A/MAX5048B as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

### **Power Dissipation**

Power dissipation of the MAX5048A/MAX5048B consists of three components, caused by the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit.




Figure 1. Timing Diagram and Test Circuit

The quiescent current is 0.95mA typical. The current required to charge and discharge the internal nodes is frequency dependent (see the *Typical Operating Characteristics*). The MAX5048A/MAX5048B power dissipation when driving a ground referenced resistive load is:

$$P = D \times Ron(MAX) \times ILOAD^2$$

where D is the fraction of the period the MAX5048A/ MAX5048Bs' output pulls high,  $R_{ON}$  (MAX) is the maximum on-resistance of the device with the output high (P-channel), and  $I_{LOAD}$  is the output load current of the MAX5048A/MAX5048B.

For capacitive loads, the power dissipation is:

$$P = C_{LOAD} \times (V+)^2 \times FREQ$$

where  $C_{\text{LOAD}}$  is the capacitive load, V+ is the supply voltage, and FREQ is the switching frequency.

### **Layout Information**

The MOSFET drivers MAX5048A/MAX5048B sourceand-sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following PC board layout guidelines are recommended when designing with the MAX5048A/MAX5048B:

- Place one or more 0.1µF decoupling ceramic capacitor(s) from V+ to GND as close to the device as possible. At least one storage capacitor of 10µF (min) should be located on the PC board with a low resistance path to the V+ pin of the MAX5048A/MAX5048B.
- There are two AC current loops formed between the device and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from N\_OUT of the MAX5048A/MAX5048B to the MOSFET gate to the MOSFET source and to GND of the MAX5048A/ MAX5048B. When the gate of the MOSFET is being pulled high, the active current loop is from P\_OUT of the MAX5048A/MAX5048B to the MOSFET gate to the MOSFET source to the GND terminal of the decoupling capacitor to the V+ terminal of the decoupling capacitor and to the V+ terminal of the MAX5048A/MAX5048B. While the charging current loop is important, the discharging current loop is critical. It is important to minimize the physical distance and the impedance in these AC current paths.

 In a multilayer PC board, the component surface layer surrounding the MAX5048A/MAX5048B should consist of a GND plane containing the discharging and charging current loops.

### **Chip Information**

TRANSISTOR COUNT: 676 PROCESS: BICMOS




Figure 2. MAX5048A/MAX5048B Functional Diagram




Figure 4. Boost Converter




Figure 3. Noninverting Application





Figure 5. MAX5048A/MAX5048B in High-Power Synchronous Buck Converter

# MAX5048

6LSOT.EPS


# 7.6A, 12ns, SOT23/TDFN, MOSFET Driver


### Pin Configurations (continued)



### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)





NUILS:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN
DATUM A & LEAD SURFACE.

3. PACKAGE DUTLINE EXCLUSIVE OF MOLD FLASH & METAL BURR.


L1

- MOLD FLASH, PROTRUSION OR METAL BURR SHOULD NOT
- 4. PACKAGE DUTLINE INCLUSIVE DF SOLDER PLATING.
  5. PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT. (SEE EXAMPLE TOP MARK)
- PIN 1 I.D. DOT IS 0.3 MM Ø MIN. LOCATED ABOVE PIN 1.
- 8. FIN 1 I.D. DUT 15 0.3 MM W MIN. LUCATED ABOVE FIN 1.
  7. MEETS JEDEC MO178, VARIATION AB.
  8. SOLDER THICKNESS MEASURED AT FLAT SECTION OF LEAD BETWEEN 0.08mm AND 0.15mm FROM LEADTIP.
  9. LEAD TO BE COPLANAR WITHIN 0.1 MM.



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS						
SYMBOL	MIN.	MAX.				
Α	0.70	0.80				
D	2.90	3.10				
E	2.90	3.10				
A1	0.00 0.05					
L	0.20 0.40					
k	0.25 MIN.					
A2	0.20 REF.					

PACKAGE VARIATIONS								
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	DOWNBONDS ALLOWED
T633-1	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF	NO
T633-2	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF	NO
T833-1	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF	NO
T833-2	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF	NO
T833-3	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF	YES
T1033-1	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF	NO
T1433-1	14	1.70-0.10	2.30-0.10	0.40 BSC		0.20-0.05	2.40 REF	YES
T1433-2	14	1.70-0.10	2.30-0.10	0.40 BSC		0.20-0.05	2.40 REF	NO

- NOTES:

  1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
  2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
  3. WARPAGE SHALL NOT EXCEED 0.10 mm.

- PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
- 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433—1 & T1433—2.
  6. "N" IS THE TOTAL NUMBER OF LEADS.
  7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

DALLAS /// JX I// PACKAGE OUTLINE, 6,8,10 & 14L, TDFN, EXPOSED PAD, 3x3x0.80 mm

21-0137

G

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.